
DE1 User Manual
DRAM_DQ[7]
DRAM_DQ[8]
DRAM_DQ[9]
DRAM_DQ[10]
DRAM_DQ[11]
DRAM_DQ[12]
DRAM_DQ[13]
DRAM_DQ[14]
DRAM_DQ[15]
DRAM_BA_0
DRAM_BA_1
DRAM_LDQM
DRAM_UDQM
DRAM_RAS_N
DRAM_CAS_N
DRAM_CKE
DRAM_CLK
DRAM_WE_N
DRAM_CS_N
PIN_Y2
PIN_N1
PIN_N2
PIN_P1
PIN_P2
PIN_R1
PIN_R2
PIN_T1
PIN_T2
PIN_U3
PIN_V4
PIN_R7
PIN_M5
PIN_T5
PIN_T3
PIN_N3
PIN_U4
PIN_R8
PIN_T6
SDRAM Data[7]
SDRAM Data[8]
SDRAM Data[9]
SDRAM Data[10]
SDRAM Data[11]
SDRAM Data[12]
SDRAM Data[13]
SDRAM Data[14]
SDRAM Data[15]
SDRAM Bank Address[0]
SDRAM Bank Address[1]
SDRAM Low-byte Data Mask
SDRAM High-byte Data Mask
SDRAM Row Address Strobe
SDRAM Column Address Strobe
SDRAM Clock Enable
SDRAM Clock
SDRAM Write Enable
SDRAM Chip Select
Table 4.16. SDRAM pin assignments.
Signal Name
SRAM_ADDR[0]
SRAM_ADDR[1]
SRAM_ADDR[2]
SRAM_ADDR[3]
SRAM_ADDR[4]
SRAM_ADDR[5]
SRAM_ADDR[6]
SRAM_ADDR[7]
SRAM_ADDR[8]
SRAM_ADDR[9]
SRAM_ADDR[10]
SRAM_ADDR[11]
SRAM_ADDR[12]
SRAM_ADDR[13]
FPGA Pin No.
PIN_AA3
PIN_AB3
PIN_AA4
PIN_AB4
PIN_AA5
PIN_AB10
PIN_AA11
PIN_AB11
PIN_V11
PIN_W11
PIN_R11
PIN_T11
PIN_Y10
PIN_U10
43
Description
SRAM Address[0]
SRAM Address[1]
SRAM Address[2]
SRAM Address[3]
SRAM Address[4]
SRAM Address[5]
SRAM Address[6]
SRAM Address[7]
SRAM Address[8]
SRAM Address[9]
SRAM Address[10]
SRAM Address[11]
SRAM Address[12]
SRAM Address[13]